Package: openocd-0.11.0 Version: 0.11.0-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5738 Depends: libc6 (>= 2.38), libcapstone4 (>= 4), libftdi1-2 (>= 1.5), libgpiod2t64 (>= 1.1), libhidapi-hidraw0 (>= 0.8.0~rc1+git20140201.3a66d4e+dfsg), libjim0.82t64 (>= 0.73), libusb-0.1-4 (>= 2:0.1.12), libusb-1.0-0 (>= 2:1.0.16) Filename: amd64/openocd-0.11.0_0.11.0-1_amd64.deb Size: 2014884 MD5sum: fac63b5b04ae8a606b5fb2bb9c3b3fe3 SHA1: ba966234a37a628b984d6af1f6dec835fbbaf9b9 SHA256: 0406002797b1d5f61a592585afcebc403f4acfc3e8f37a6ce118595d389d9190 Section: embedded Priority: optional Homepage: http://openocd.sourceforge.net/ Description: Open on-chip JTAG/SWD debug solution for embedded target devices OpenOCD aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices. . The debugger uses an IEEE 1149-1 compliant JTAG TAP bus master to access on-chip debug functionality available on ARM based microcontrollers or system-on-chip solutions. For MIPS systems the EJTAG interface is supported. Additionally there is support for eSi-RISC, Intel, OpenRISC, RISC-V and ARC controllers. . User interaction is realized through a telnet command line interface, a gdb (the GNU debugger) remote protocol server, and a simplified RPC connection that can be used to interface with OpenOCD's Jim Tcl engine. . OpenOCD supports many different types of JTAG interfaces/programmers. Package: openocd-0.11.0-dbgsym Source: openocd-0.11.0 Version: 0.11.0-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5032 Depends: openocd-0.11.0 (= 0.11.0-1) Filename: amd64/openocd-0.11.0-dbgsym_0.11.0-1_amd64.deb Size: 4755072 MD5sum: 9119f5eab235e09bce80df961ff612fc SHA1: ba75fb8da1db52adafbc027e8ea30c2e80608e8c SHA256: 521b0a2543ed82e399e953ed0d2483e031dd9e5b6b89420044cd771a4bef2aa3 Section: debug Priority: optional Description: debug symbols for openocd-0.11.0 Build-Ids: a2c8f2d20d3804bd24b522a569b84b5af6753790 Package: verilator-4.032 Version: 4.032-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 19793 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.032_4.032-1_amd64.deb Size: 4489440 MD5sum: 7040ebfa5f42660f9e6e722cee3a2929 SHA1: 8d38c2b4ce8f31f1c450de178e8c5f688e5bd93f SHA256: a8f9eb6a692d616eb92affdfbb45ba2baad27979d84b7c504694ff16799f8730 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.032-dbgsym Source: verilator-4.032 Version: 4.032-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 94573 Depends: verilator-4.032 (= 4.032-1) Filename: amd64/verilator-4.032-dbgsym_4.032-1_amd64.deb Size: 89957156 MD5sum: 0b8b82d9e74c931e5f3fded333d705c4 SHA1: 7bf4243f692e37efc5e0eff0396305cba10fa45b SHA256: e4e9c39d1c20a66f2d345d1fe33ce361b6ac7a625b408205992074e4c21dbbf9 Section: debug Priority: optional Description: debug symbols for verilator-4.032 Build-Ids: 2be19f37b17babf3c1b8621be43abb2fe0879a28 2dca02014077c1a516eb8e8c50a18fe82c71316a e5a6c490227d56f3f2e00e175fb4ce4d9eeb37b6 Package: verilator-4.034 Version: 4.034-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20328 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.034_4.034-1_amd64.deb Size: 4594232 MD5sum: 9a306c86312521523bc1d5f8cb0e05f4 SHA1: d65000f201c62def5bfeb573a8bfb786927e4c14 SHA256: e67089d642633e979d99d4da6ef9a41ffc98abdb51298957b6cd3ec973612371 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.034-dbgsym Source: verilator-4.034 Version: 4.034-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 97087 Depends: verilator-4.034 (= 4.034-1) Filename: amd64/verilator-4.034-dbgsym_4.034-1_amd64.deb Size: 92437124 MD5sum: e6ea9b9350f61d53e4b1d813fb0d215e SHA1: 52dffff59d7ba90739cd606f3d3c6cc8610863b9 SHA256: 56bff980fd5a539597d1e7b71a8e23a155cf7df44bb29b01c08f19eb40d7e752 Section: debug Priority: optional Description: debug symbols for verilator-4.034 Build-Ids: 19d7955031ccc2f56c3ae736034544cca29bd0e1 f7570d67323c83f5ce33b466e2832585d807e48b f79e4425160c5a5a028ccd8b5db2c18153bd67cf Package: verilator-4.040 Version: 4.040-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21258 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.040_4.040-0_amd64.deb Size: 4781532 MD5sum: c5cabbadceb00c2d00a3c3902843b9b9 SHA1: 70f06d48ab07a93b90f6d0f6993d7d06494a29af SHA256: 28750ef630bf048f5fce75707e443f2f2ff539c9522351e4d7b53bbbed3c08b4 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.040-dbgsym Source: verilator-4.040 Version: 4.040-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103475 Depends: verilator-4.040 (= 4.040-0) Filename: amd64/verilator-4.040-dbgsym_4.040-0_amd64.deb Size: 98666112 MD5sum: 61b652b5a74d847a7db20e4fc3f9f504 SHA1: db2d176cce00c191b2fce3e938e3f44395c56be1 SHA256: 464cb038f1f2a25bfe4e7429301c9a7d8d57315b4d0e54915a82ad67c345b38b Section: debug Priority: optional Description: debug symbols for verilator-4.040 Build-Ids: 3dad745447e5e274f798562bcc219eb8303da56c 47f58d370ec36d429a3f58652b9da30cbc253cf9 b38a9412e315abd042a50e607416c91e19fe3637 Package: verilator-4.100 Version: 4.100-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21636 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.100_4.100-0_amd64.deb Size: 4899452 MD5sum: 58c2e181b0fbd24acc4b0db1d0b814aa SHA1: c61e028fdb2f3c99bb296e6e1b722236f9ff4579 SHA256: ed0385a5205cfcb9b7ab959c9fe0e8b83755c2fe1cece9431777b2395ac19162 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.100-dbgsym Source: verilator-4.100 Version: 4.100-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 108047 Depends: verilator-4.100 (= 4.100-0) Filename: amd64/verilator-4.100-dbgsym_4.100-0_amd64.deb Size: 103205120 MD5sum: 708fe0af0f8a975495dfb83f60017683 SHA1: 00eaaff283236787daf109f1770266d14dbdad2f SHA256: 6eb4d4d76c17a9234f2acc2fd1041875b00c8f86bc06fce868b15d8203799d84 Section: debug Priority: optional Description: debug symbols for verilator-4.100 Build-Ids: 0e0220bf0641b634e50bcc95ebcb6466e5c4eaa9 848887e705d1a097b80250b5670380fc416affe3 e4daabfe69ccc26bf4ae059f52162f264836e629 Package: verilator-4.102 Version: 4.102-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21598 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.102_4.102-0_amd64.deb Size: 4864008 MD5sum: baa658b4d01f421ba989407ae0d30af9 SHA1: e1671c0ddd34ae62db1c2a4b7ba8ecc8fdd9563e SHA256: 1a5c3e85e716aa0f391acfc0fc16ece78478316959dfbd3aed43ddc36b49e66c Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.102-dbgsym Source: verilator-4.102 Version: 4.102-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 107513 Depends: verilator-4.102 (= 4.102-0) Filename: amd64/verilator-4.102-dbgsym_4.102-0_amd64.deb Size: 102684192 MD5sum: e6128b8d949ccb7c2344bcfbef021e0f SHA1: f95d5d9764ab5a8fa7f849097677bfe8fd9e2396 SHA256: 0ffbbdfc3b9bf5cffa0162ae34ed4b65fe485fbb21c9850ffe65989eef7d4ac9 Section: debug Priority: optional Description: debug symbols for verilator-4.102 Build-Ids: 02af280044f4f458071afc7949f435c24052c647 81f124276a31fbe45d07c3904ae13867d8e84317 fff6a2280429bfdcf8786876075fe2982e11de24 Package: verilator-4.104 Version: 4.104-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20322 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.104_4.104-0_amd64.deb Size: 4408228 MD5sum: 779eafdf157ac8bb70bbefcd735b888c SHA1: ea833cdbe03794a817433175695c93c1a7b6da07 SHA256: 9f3f9106d161923cb58b726aeffba98d391aeb8aefa5b2ab0d2232283e918638 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.104-dbgsym Source: verilator-4.104 Version: 4.104-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 102330 Depends: verilator-4.104 (= 4.104-0) Filename: amd64/verilator-4.104-dbgsym_4.104-0_amd64.deb Size: 100306748 MD5sum: 2b3ea6cd2ea3deecf8f894680172ac94 SHA1: 1335f006f8e3e7aac9030a78e7ef3ff9217ed2bd SHA256: f6714bae72bb1ea92e8915af9dffc758e983d69c39a3e578ea47315ba4d394c2 Section: debug Priority: optional Description: debug symbols for verilator-4.104 Build-Ids: 61cdf0b255dcc955bc44e0c4912d15fdcf11e84a 86703e7c786ab3e965062070ee26e7013bff5677 8cbf0e56cab49d7e5433279e9fd6efda50a90609 Package: verilator-4.106 Version: 4.106-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20416 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.106_4.106-0_amd64.deb Size: 4417856 MD5sum: 88b0494d3cb18532849bc6cdf655a111 SHA1: 7076825318d694aa7dda86ee3eb22c43fc7d087d SHA256: 32e32a724d6e900052791f97a98f1d815ffbdee0d8b11fbc05f35a0d4b29f782 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.106-dbgsym Source: verilator-4.106 Version: 4.106-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103068 Depends: verilator-4.106 (= 4.106-0) Filename: amd64/verilator-4.106-dbgsym_4.106-0_amd64.deb Size: 101008296 MD5sum: d36f762bd5921596fc126b8411c2d7b5 SHA1: 58817e79686033d2282693c952baaef41e096f0d SHA256: 0e67f26b9e782d94d06850f56df73f975cd849a5ff0e684708ee1d15b2342379 Section: debug Priority: optional Description: debug symbols for verilator-4.106 Build-Ids: 16820fd8c7031453450c6e4e6481c61858d586e4 1d3461a93e7edb98bb4aaa70d243c21f19c29032 cb2c2b8209447c85ce0d240b735166dfa3782138 Package: verilator-4.108 Version: 4.108-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20630 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.108_4.108-0_amd64.deb Size: 4523440 MD5sum: 91f5dec8111bf721bae9172b80535ca6 SHA1: 4173b8133519a5b3079123e1f07ae6cddb43bd79 SHA256: cf1dfead6a1929e0fc41e6628ab6288a409ac86957532ed63647be01a069cf8c Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.108-dbgsym Source: verilator-4.108 Version: 4.108-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104444 Depends: verilator-4.108 (= 4.108-0) Filename: amd64/verilator-4.108-dbgsym_4.108-0_amd64.deb Size: 102356652 MD5sum: 69c4e8f25d0d295ddabe0c5064702791 SHA1: 54e532c0b7839e39e6b83c041aaebcce66a9fb09 SHA256: 4a348a344922f7c2a41eb02f587decf43d0a347b38a3e98dc2fdf725a7a0ce3a Section: debug Priority: optional Description: debug symbols for verilator-4.108 Build-Ids: 0a71845dbeffd451e4267e68e5b6e94001cdd40a aa08307d793992d30ebb2c6021f7a301b2182f12 b96a9c3a9e5a76e4438b5a8d74b5b161d508c82a Package: verilator-4.110 Version: 4.110-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22247 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.110_4.110-0_amd64.deb Size: 5033444 MD5sum: 4cf076110a039d80fdaec14cc3536db8 SHA1: 71fdbbc0e78daf42a066b48d58c694f041d2022a SHA256: 842fae12d593b8c612dbd0f22d96d4b567122efc71109a258a7190ba16dd25f9 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.110-dbgsym Source: verilator-4.110 Version: 4.110-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111122 Depends: verilator-4.110 (= 4.110-0) Filename: amd64/verilator-4.110-dbgsym_4.110-0_amd64.deb Size: 106169280 MD5sum: f98c80d393730cd39762abcaeed1ff5a SHA1: bbb0261f66f3787eadf94f93228eafc5513b729f SHA256: aea21c876452394abb8ce22ce42e503b28e2c0455dc947bfc4349327a5e15953 Section: debug Priority: optional Description: debug symbols for verilator-4.110 Build-Ids: 0e604d8a0f78ed390aaaa4fec1333034da35cb85 4367903567b0b5ef0551cea238926f76b444f69e 92d3d5f32965ebf7ef598c3bcd5a30eaae408142 Package: verilator-4.200 Version: 4.200-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22294 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.200_4.200-0_amd64.deb Size: 5038084 MD5sum: 89e313b08a4cbbcd9493b670f7669af0 SHA1: b7818a605653ea0a9e5156e695ec17fb0bbb40c0 SHA256: 0358372d0a860aa337d60b9a8c4c76c20c5b6d33a46797f26211ff0fe92763ef Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.200-dbgsym Source: verilator-4.200 Version: 4.200-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 110996 Depends: verilator-4.200 (= 4.200-0) Filename: amd64/verilator-4.200-dbgsym_4.200-0_amd64.deb Size: 106033104 MD5sum: e9fd35b3e231385223f09e504dc6074d SHA1: 41ddf9c71475a1be13929df30133b8429110b39c SHA256: 725f8adc626cd6c2923fc66c6912201702867fd841b979bce9c82d2eca015842 Section: debug Priority: optional Description: debug symbols for verilator-4.200 Build-Ids: 7918980430cdf9a40b2c5cbcbbd151efa299886c 8eb9ed521de7f254cc130379e38c6676baf21621 d89e1704d5e37ad796047f57a9add16bd6a3b968 Package: verilator-4.202 Version: 4.202-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20844 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.202_4.202-0_amd64.deb Size: 4505760 MD5sum: 44b9a94630e04e15c6230ff477b9aefa SHA1: 4039852037ba40ffc0108ba362c510e6a56bd1d8 SHA256: 87399722ea9e0e53d1ca0b1b9e13389684c8921e857a1c1029d52d536f7452a0 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.202-dbgsym Source: verilator-4.202 Version: 4.202-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104300 Depends: verilator-4.202 (= 4.202-0) Filename: amd64/verilator-4.202-dbgsym_4.202-0_amd64.deb Size: 103003528 MD5sum: 843cb2183b6b4eb552f6a440603d61c7 SHA1: 094017a80e113c54da01227ffaccdb54e003f92f SHA256: d850226867855c07d7c043fa5dccd42ffe23b3ba67bb2fa22388f03404476279 Section: debug Priority: optional Description: debug symbols for verilator-4.202 Build-Ids: 072308c5c3229203257ffb950d691430b70cfb8e 2363be2e94a73270f77a9cf1d9e5fee7711079cb f1075dc171c5d60699d47762b225c03edc6d7d00 Package: verilator-4.210 Version: 4.210-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22649 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.210_4.210-0_amd64.deb Size: 4628644 MD5sum: dac49879c3740f3418bc6b2c73c5df87 SHA1: 43e6490d1d751cc815c191b25d9b6f9fabf25424 SHA256: 3528a25c7448cd0587f3e500774010ca839cf14decd8cae7670d4294eb6593c2 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.210-dbgsym Source: verilator-4.210 Version: 4.210-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111162 Depends: verilator-4.210 (= 4.210-0) Filename: amd64/verilator-4.210-dbgsym_4.210-0_amd64.deb Size: 109152212 MD5sum: b006614cb22c27d9971b1de27461d184 SHA1: 11c8790495fc6afd7dcdabf164f1d9a58952ea9e SHA256: 41d7a25ca42bd17c15f9b14b0463af5bfcd5c5352aaa0cac7e9d01199695bb57 Section: debug Priority: optional Description: debug symbols for verilator-4.210 Build-Ids: 4962b49bc23d30c07c1aef479e0a849bb6e2eeb0 7f017f23b6b1ff7bd47d47b895808b532149a8ab ef42827638c8358488735750d141f2b4da1658aa Package: verilator-4.212 Version: 4.212-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22922 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.212_4.212-0_amd64.deb Size: 4686672 MD5sum: 33f3962069e72a6bc807d52ac2e053b1 SHA1: bca1329e852185068ff7e5cc3ceb7a27efae2bc1 SHA256: 1daed6d0f821ad30464c5b10f478c56eaad122ecee29c9e6d4ea359e31b9b2da Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.212-dbgsym Source: verilator-4.212 Version: 4.212-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 114409 Depends: verilator-4.212 (= 4.212-0) Filename: amd64/verilator-4.212-dbgsym_4.212-0_amd64.deb Size: 112406048 MD5sum: bef88835df351c5aa415f8274d5b4381 SHA1: b2397af0ee6bfe7d3493555f5e26e2050b7e12dc SHA256: a91e2cc1dbff89138c22822234524ade622eae84d90ff1a5ecd04602a651f061 Section: debug Priority: optional Description: debug symbols for verilator-4.212 Build-Ids: 6c9af321c93026af834c971331c60f526c774076 b1e69798d75108d40e98583ce22ba9f68256141b e61aa1195ae742ba6823d408ac971a007e204828