Hi:
I am looking for a 8B/10B decodec Verilog Simulation model
. If you know of any such
model (that is free), please post your message. Thanks in advance
wsx
--
To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml