head	1.1;
branch	1.1.1;
access;
symbols
	arelease:1.1.1.1
	avendor:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2005.04.23.00.41.05;	author tak.sugawara;	state Exp;
branches
	1.1.1.1;
next	;
commitid	1113426998c94567;

1.1.1.1
date	2005.04.23.00.41.05;	author tak.sugawara;	state Exp;
branches;
next	;
commitid	1113426998c94567;


desc
@@


1.1
log
@Initial revision
@
text
@Release 7.1i - netgen H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: netgen -intstyle ise -s 4 -pcf yacc.pcf -sdf_anno true -w -ofmt
verilog -sim yacc.ncd yacc_timesim.v  

Read and Annotate design 'yacc.ncd' ...
Loading device for application Rf_Device from file '3s200.nph' in environment
E:/Xilinx7.1.
   "yacc" is an NCD, version 3.1, device xc3s200, package ft256, speed -4
Loading constraints from 'yacc.pcf'...
The speed grade (-4) differs from the speed grade specified in the .ncd file
(-4).
The number of routable networks is 3924
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing Verilog SDF file 'yacc_timesim.sdf' ...
Writing Verilog netlist file 'yacc_timesim.v' ...
INFO:NetListWriters:633 - The generated Verilog netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM simulation library for
   correct compilation and simulation. 
INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Verification Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Number of warnings: 0
Number of info messages: 2
Total memory usage is 124760 kilobytes
@


1.1.1.1
log
@no message
@
text
@@