head 1.1; branch 1.1.1; access ; symbols initial:1.1.1.1 diogenes:1.1.1; locks ; strict; comment @# @; 1.1 date 2008.01.16.20.32.50; author fellnhofer; state Exp; branches 1.1.1.1; next ; commitid 122547a751ef4567; 1.1.1.1 date 2008.01.16.20.32.50; author fellnhofer; state Exp; branches ; next ; commitid 122547a751ef4567; desc @@ 1.1 log @Initial revision @ text @(HqHGŽjœAGieeeieee˜Y€'ieeestd_logic_1164ALL˜Y:pmemq˜Y*ùBiN!Uñma„ÑŒ¡.áFQR YÙqIˆ¹‰ ¹q+¡‰˜Y@@ A'Q2Y#)'@@Av˜[A.á:addra.á‰p-*ù'‰@@ 6±'Q22É:™>@@6±v˜[6±FQ:addrbFQ‰p.Bi>‰v€ëR :clkaR ‰p/N!J9‰:clkbYÙ‰p0UñJ9‰@@a©'Q2]Áe‘iy@@a©v˜[a©qI:dinbqI‰p1maiy‰@@y'Q2u1}€é@@yv˜[yˆ¹:doutaˆ¹‰p2„Ñ€é‰:web‰‰p3Œ¡J9‰P%Ñ¡ ¹qœA‚$/home/andi/xilinx/rs232/cpu/pmem.vhd˜Yépmemworkpmemworkstandardstdstd_logic_1164IEEE@ 1.1.1.1 log @ @ text @@