head 1.1; branch 1.1.1; access ; symbols initial:1.1.1.1 diogenes:1.1.1; locks ; strict; comment @# @; 1.1 date 2008.01.16.20.32.50; author fellnhofer; state Exp; branches 1.1.1.1; next ; commitid 122547a751ef4567; 1.1.1.1 date 2008.01.16.20.32.50; author fellnhofer; state Exp; branches ; next ; commitid 122547a751ef4567; desc @@ 1.1 log @Initial revision @ text @,HFPGŽi÷«áGieeeieee§ù€'ieeestd_logic_1164ALL§ù:dist_memq§ù*ùBiYÙe‘ma„ÑœA.áFQ]ÁiyqIˆ¹ ) ¹q+¡‰§ù@@A'Q2Y#)'@@Av˜[A.á:a.á‰p-*ù'‰@@6±'Q22É:™>@@6±v˜[6±FQ:dFQ‰p.Bi>‰@@N!'Q2J9R Uñ@@N!v˜[N!]Á:dpra]Á‰p/YÙUñ‰v€ëiy:clkiy‰p0e‘a©‰:weqI‰p1maa©‰@@y'Q2u1}€é@@yv˜[yˆ¹:spoˆ¹‰p2„Ñ€é‰@@‰'Q2Œ¡”q˜Y@@‰v˜[‰ ):dpo )‰p3œA˜Y‰P%Ñ¡ ¹q«á‚(/home/andi/xilinx/rs232/cpu/dist_mem.vhd§ùédist_memworkdist_memworkstandardstdstd_logic_1164IEEE@ 1.1.1.1 log @ @ text @@