head     1.1;
branch   1.1.1;
access   ;
symbols  initial:1.1.1.1 diogenes:1.1.1;
locks    ; strict;
comment  @# @;


1.1
date     2008.01.16.19.01.36;  author fellnhofer;  state Exp;
branches 1.1.1.1;
next     ;
commitid        122547a751ef4567;

1.1.1.1
date     2008.01.16.19.01.36;  author fellnhofer;  state Exp;
branches ;
next     ;
commitid        122547a751ef4567;


desc
@@



1.1
log
@Initial revision
@
text
@The following files were generated for 'pmem' in directory 
/home/andi/xilinx/rs232/cpu/:

pmem.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

pmem_readme.txt:
   Text file indicating the files generated and how they are used.

pmem.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

pmem.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

pmem.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

pmem_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

pmem.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

pmem_xmdf.tcl:
   Please see the core data sheet.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

@


1.1.1.1
log
@
@
text
@@